back.verilog: omit Verilog initial trigger only if Yosys adds it.
[nmigen.git] / .gitattributes
1 /nmigen/vendor/* -linguist-vendored