projects / yosys.git / blob
? search:
summary | shortlog | log | commit | commitdiff | tree
history | raw | HEAD
verific: allow memories to be inferred in loops (vhdl)
[yosys.git] / .gitattributes
1 *.v linguist-language=Verilog