AIM file could have gaps in or between inputs and inits
[yosys.git] / .gitattributes
1 *.v linguist-language=Verilog