Merge pull request #3297 from jix/sva_nested_clk_else
[yosys.git] / .gitattributes
1 *.v linguist-language=Verilog