projects / yosys.git / blob
? search:
summary | shortlog | log | commit | commitdiff | tree
history | raw | HEAD
Set init state for all wires from FST and set past
[yosys.git] / .gitattributes
1 *.v linguist-language=Verilog