opt_mem: Remove constant-value bit lanes.
[yosys.git] / .gitattributes
1 *.v linguist-language=Verilog