Create fsqrt.py file and put the verilog code in comments to indicate the basic struc...
[ieee754fpu.git] / .gitignore
1 *.vcd
2 *.py?
3 .*.sw?
4 __pycache__