up the delay-time on ddr3 reset, put loop around dram init just for fun
[ls2.git] / .gitignore
1 .*.sw?
2 __pycache__
3 *.py?
4 build