up the delay-time on ddr3 reset, put loop around dram init just for fun
[ls2.git] / DDRDLLA.patch
1 221c221
2 < specify
3 ---
4 > /* specify
5 230c230
6 < endspecify
7 ---
8 > endspecify */