projects / litex.git / blob
? search:
summary | shortlog | log | commit | commitdiff | tree
history | raw | HEAD
litex: get verilator simulation working and add sim target as example
[litex.git] / MANIFEST.in
1 graft litex/build/sim
2 graft litex/soc/software
3 graft litex/soc/cores/cpu/lm32/verilog
4 graft litex/soc/cores/cpu/mor1kx/verilog