Update CAM to follow Xilinx interface.
[soc.git] / TLB / .gitignore
1 *.wpr
2 __pycache__