[riscv-isa-sim.git] / riscv / insns / add.h

require64;
RC = RA + RB;