[riscv-isa-sim.git] / riscv / insns / add_s.h

require_fp;
FRC = f32_add(FRA, FRB);
set_fp_exceptions;