projects
/
riscv-isa-sim.git
/ blob
commit
grep
author
committer
pickaxe
?
search:
re
88881e5aec6561853fed1c45fec349deae6a6e57
[riscv-isa-sim.git]
/
riscv
/
insns
/
addi.h
1
RD
=
sext_xprlen
(
RS1
+
SIMM
);