[riscv-isa-sim.git] / riscv / insns / addi.h

require64;
RA = SIMM + RB;