[riscv-isa-sim.git] / riscv / insns / addiw.h

RA = sext32(SIMM + RB);