[riscv-isa-sim.git] / riscv / insns / amow_add.h

reg_t v = mmu.load_int32(RB);
mmu.store_uint32(RB, RA + v);
RC = v;