[xcc, sim] changed instruction format so imm12 subs for rs2

[riscv-isa-sim.git] / riscv / insns / beq.h

if(cmp_trunc(RS1) == cmp_trunc(RS2))
  npc = BRANCH_TARGET;