1a61ad6417fc0b5f6671301362877e800c91b7bb
[riscv-isa-sim.git] / riscv / insns / cvtu_d_w.h
1 require_fp;
2 FRC = ui32_to_f64(FRA);
3 set_fp_exceptions;