[riscv-isa-sim.git] / riscv / insns / div.h

require64;
RC = sreg_t(RA) / sreg_t(RB);