a4e3f4f27355d4ad4434a3a29114af762bc04618
[riscv-isa-sim.git] / riscv / insns / divu.h
1 require64;
2 RC = RA / RB;