[xcc, sim] changed instruction format so imm12 subs for rs2

[riscv-isa-sim.git] / riscv / insns / divuw.h

RDR = sext32(uint32_t(RS1)/uint32_t(RS2));