Add fclass.{s|d} instructions

[riscv-isa-sim.git] / riscv / insns / fclass_d.h

require_fp;
WRITE_RD(f64_classify(FRS1));