Add fclass.{s|d} instructions

[riscv-isa-sim.git] / riscv / insns / fclass_s.h

require_fp;
WRITE_RD(f32_classify(FRS1));