[riscv-isa-sim.git] / riscv / insns / fcvt_s_lu.h

require_extension('F');
require_rv64;
require_fp;
softfloat_roundingMode = RM;
WRITE_FRD(ui64_to_f32(RS1));
set_fp_exceptions;