[riscv-isa-sim.git] / riscv / insns / l_s.h

require_fp;
FRA.bits = mmu.load_int32(RB+SIMM);