projects
/
riscv-isa-sim.git
/ blob
commit
grep
author
committer
pickaxe
?
search:
re
e46ee1472edc0cd53e4ea2b66ac823a3d70e4da0
[riscv-isa-sim.git]
/
riscv
/
insns
/
lh.h
1
RA
=
mmu
.
load_int16
(
RB
+
SIMM
);