0eb14bc4010af13a49d0226cc587bf675a233d0b
[riscv-isa-sim.git] / riscv / insns / lui.h
1 RA = sext32(BIGIMM << IMM_BITS);