[xcc] minor performance tweaks
[riscv-isa-sim.git] / riscv / insns / lui.h
1 RD = sext32(BIGIMM << IMM_BITS);