[xcc, sim] changed instruction format so imm12 subs for rs2

[riscv-isa-sim.git] / riscv / insns / madd_d.h

require_fp;
FRDR = f64_mulAdd(FRS1, FRS2, FRS3);
set_fp_exceptions;