3433adfe0d387de17a049ba2f5926153a6c8d9de
[riscv-isa-sim.git] / riscv / insns / madd_s.h
1 require_fp;
2 FRC = f32_mulAdd(FRA, FRB, FRD);
3 set_fp_exceptions;