[xcc, sim] changed instruction format so imm12 subs for rs2

[riscv-isa-sim.git] / riscv / insns / mff_d.h

require64;
require_fp;
RDR = FRS1;