[riscv-isa-sim.git] / riscv / insns / mffh_d.h

require_fp;
RC = sext32(FRA >> 32);