[riscv-isa-sim.git] / riscv / insns / mtf_d.h

require64;
require_fp;
FRA.bits = RB;