d16e6c5e8cd3a305d17acc82a8e760ea7e87c74b
[riscv-isa-sim.git] / riscv / insns / mul_d.h
1 require_fp;
2 FRC = f64_mul(FRA, FRB);
3 set_fp_exceptions;