[xcc] minor performance tweaks

[riscv-isa-sim.git] / riscv / insns / rdinstret.h

RD = cycle;