[xcc, sim] changed instruction format so imm12 subs for rs2

[riscv-isa-sim.git] / riscv / insns / rem.h

require64;
RDR = sreg_t(RS1) % sreg_t(RS2);