e8ee6b1a3ee711c1b4f3268fa3237ea2fd885e90
[riscv-isa-sim.git] / riscv / insns / remu.h
1 require64;
2 RC = RA % RB;