[riscv-isa-sim.git] / riscv / insns / remuw.h

RC = sext32(uint32_t(RA) % uint32_t(RB));