837c2585766655008155dd8e2f70a8db668ab0ac
[riscv-isa-sim.git] / riscv / insns / s_s.h
1 require_fp;
2 mmu.store_uint32(RB+SIMM, FRA);