projects
/
riscv-isa-sim.git
/ blob
commit
grep
author
committer
pickaxe
?
search:
re
a29b9f74f4bc971a08c068638ce0db82d0751067
[riscv-isa-sim.git]
/
riscv
/
insns
/
sc_d.h
1
require_xpr64
;
2
RD
=
mmu
.
store_conditional_uint64
(
RS1
,
RS2
);