2a9ae11b354b158e1c87f60e1e088b3e9228af72
[riscv-isa-sim.git] / riscv / insns / sgnmul_s.h
1 require_fp;
2 FRC.bits = FRA.bits ^ (FRB.bits & (uint32_t)INT32_MIN);