86eb96682ca3a1818f29ed18310415a9647fcaf1
[riscv-isa-sim.git] / riscv / insns / sll.h
1 RD = sext_xprlen(RS1 << (RS2 & (xprlen-1)));