[xcc, sim] changed instruction format so imm12 subs for rs2

[riscv-isa-sim.git] / riscv / insns / slliw.h

RDI = sext32(RS1 << SHAMTW);