[xcc, sim] changed instruction format so imm12 subs for rs2

[riscv-isa-sim.git] / riscv / insns / slt.h

RDR = sreg_t(cmp_trunc(RS1)) < sreg_t(cmp_trunc(RS2));