[riscv-isa-sim.git] / riscv / insns / sra.h

require64;
RC = sreg_t(RB) >> (RA & 0x3F);