[xcc, sim] changed instruction format so imm12 subs for rs2

[riscv-isa-sim.git] / riscv / insns / sraiw.h

RDI = sext32(sreg_t(RS1) >> SHAMTW);