Update README
[riscv-isa-sim.git] / riscv / insns / srli.h
1 require(SHAMT < xlen);
2 WRITE_RD(sext_xlen(zext_xlen(RS1) >> SHAMT));