337b9ea1e1de3a210e10aac5652bccee41940765
[riscv-isa-sim.git] / riscv / insns / truncu_w_s.h
1 require_fp;
2 FRC = f32_to_ui32_r_minMag(FRA,true);
3 set_fp_exceptions;