Allow the formal engine to perform a same-cycle result in the ALU
[soc.git] / unused_please_ignore_completely / TLB / Makefile
1 verilog:
2 python3 Cam.py generate -t v > Cam.v